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Abstract: Heterogeneous integration of III-V semiconductor materials on a 
silicon-on-insulator (SOI) platform has recently emerged as one of the most 
promising methods for the fabrication of active photonic devices in silicon 
photonics. For this integration, it is essential to have a reliable and robust 
bonding pr ocedure, which a lso pr ovides a  u niform a nd u ltra-thin bon ding 
layer for an effective optical coupling between III-V active layers and SOI 
waveguides. A new process for bonding of III-V dies to processed silicon-
on-insulator waveguide circuits using divinylsiloxane-bis-benzocyclobutene 
(DVS-BCB) was developed u sing a commercial wafer b onder. This “cold 
bonding” method s ignificantly s implifies t he bon ding preparation f or 
machine-based bonding both for die and wafer-scale bonding. High-quality 
bonding, with ultra-thin bonding layers (<50 nm) is demonstrated, which is 
suitable for the fabrication of heterogeneously integrated photonic devices, 
specifically hybrid III-V/Si lasers. 
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1. Introduction 
SOI is an emerging platform for photonic integrated circuits; it offers the potential of realizing 
low-cost a nd co mpact o ptical ci rcuits. Mo reover, s tandard co mplementary metal o xide 
semiconductor (CMOS) processing infrastructure can be used to process these optical 
components [ 1]. This a llows h igh-yield f abrication a nd a r eduction o f t he c omponent c ost 
through eco nomies o f s cale. H owever, t he f abrication o f ef ficient l ight s ources i n s ilicon 
photonics is challenging due to silicon’s indirect bandgap. Because of this indirect bandgap, 
the p robability for an excited electron-hole pair to recombine a nd e mit a  p hoton i s s trongly 
reduced as a result of the much higher non-radiative recombination rate. Advances are being 
made to achieve light emission from silicon, either by modifying the silicon on a nanoscale or 
by exploiting its nonlinear optical properties [2]. However, those devices are not good enough 
for use in high-performance sensing and communication systems. In order to create photonic 
integrated c ircuits c omprising b oth o pto-electronic a nd passive o ptical co mponents, t he 
heterogeneous integration o f p assive s ilicon-on-insulator waveguide c ircuits and a ctive 
InP/InGaAsP components has been proposed [3,4], for applications in the telecommunication 
wavelength range. 
There are three main routes to the integration of III-V material on top of SOI, namely flip-
chip integration [5], hetero-epitaxial growth [6], and bonding technology [3,4,7,8]. In the first 
approach, individual laser diode dies are flip-chipped on and coupled to an SOI waveguide 
circuit. While flip-chip integration is the most rugged technology, individual dies need to be 
aligned with sub-micrometer precision and placed on the surface. Also, the integration density 
is li mited b y t he p itch a nd s ize o f th e solder b umps. Recently, e dge-emitting la ser d iodes 
coupled to waveguide circuits were demonstrated using pick and place assembly to position 
them on the substrate [9,10]. Hetero-epitaxial growth of InP/InGaAsP, the material system of 
interest for te lecommunication wavelength a pplications, is  h ampered b y t he la rge la ttice 
mismatch o f 8 % b etween t he I II-V material a nd th e s ilicon h ost s ubstrate. S emiconductor 
wafer bonding on the other hand allows the integration of high-quality III-V epitaxial layers 
on top of the silicon platform by transferring the III-V layer stack from its original g rowth 
substrate to the SOI wafer. Full wafer bonding, multiple die-to-wafer bonding or single die 
bonding can be envisaged, depending on the application. In all cases, an u nprocessed III-V 
semiconductor e pitaxial la yer s tack is  transferred, which r educes th e ti me r equired to  
complete the integration process compared to a flip-chip process, as no stringent alignment 
accuracy i s needed, because o f the absence of s tructures o n the III-V dies or wafers. After 
removal o f t he growth substrate, t he o ptoelectronic co mponents can  b e fabricated i n t he 
bonded epitaxial layer. 
While there are various methods to transfer an InP/InGaAsP epitaxial layer structure onto 
an S OI waveguide wafer ( molecular b onding, a dhesive b onding, a nodic b onding, metallic 
bonding), a dhesive bon ding of fers s ome significant a dvantages ov er t he ot her bon ding 
methods. T he r elaxed r equirements o n surface cl eanliness, co ntamination a nd s urface 
roughness combined with the planarizing action of the adhesive spin coating process, offer a 
significant r eduction i n surface p reparation. M oreover, t he i ntegration p rocess i s a  l ow-
temperature process, reducing the stress in the bonded stack due to the difference in thermal 
expansion coefficients between silicon and III-V semiconductor. 
Both thermoplastic polymers, like SU-8 [11] and thermosetting polymers, such as spin-on 
glass [ 12], polyimide a nd D VS-BCB ( divinylsiloxane-bis-benzocyclobutene), ar e u sed as  
adhesives [ 13]. DVS -BCB i s a  g ood c andidate for hybrid bon ding be cause of i ts e xcellent 
physical pr operties s uch a s low d ielectric c onstant, lo w moisture a bsorption, lo w c uring 
temperature, h igh d egree o f p lanarization, l ow l evel o f i onic co ntaminants, h igh o ptical 
clarity, good th ermal stability, e xcellent c hemical r esistance, a nd good c ompatibility with 
various metallization systems [13,14]. Early work by Frank Niklaus investigated the influence 
of di fferent bon ding pa rameters on  v oid formation i n low-temperature f ull-wafer ad hesive 
bonding using D VS-BCB a s t he i ntermediate bon ding material, bot h on  un patterned an d 
patterned substrates, using micrometer thick bonding layers [15]. Subsequently, die-to-wafer 
and die-to-die bonding ba sed on bot h manual a nd machine-based DVS-BCB bonding were 
reported by our group [8,16]. The major challenge in the bonding process is the fact that deep 
submicrometer layer thicknesses are required to achieve optical coupling from the top active 
III-V layer into the bottom SOI waveguides. This optical coupling can be achieved in various 
ways, including the use of hybrid modes [8,17] and the use of a double taper structure, using 
taper-based mode t ransformers bot h i n t he I II-V a nd silicon waveguides [ 7,18–20]. B oth 
approaches can be made tolerant to bonding layer thickness variations on the order of tens of 
nanometer. 
In t his p aper, we d escribe a n ew ad hesive wafer b onding p rocess s cheme t hat i nvolves 
partial c uring o f the DVS-BCB pr ior t o bon ding a nd a ttaching the I II-V substrate a t r oom 
temperature p rior t o cu ring i n a v acuum at mosphere. T his “cold bon ding” method 
significantly simplifies the bonding preparation for machine-based bonding, both for die and 
wafer-scale bonding. This approach shows high yield for ultra-thin bonding thicknesses below 
50 nm, as well as a good uniformity of  the DVS-BCB la yer th ickness a fter wafer bonding 
over the full wafer area. This process was applied to ach ieve ultra-thin DVS-BCB bonding 
layers for the fabrication of several photonic devices, such as III-V/SOI lasers [7,18–21]. 
2. DVS-BCB wafer bonding processes 
The bonding process was developed for a wafer level epitaxial layer transfer; however, as will 
be s hown la ter, it c an a lso b e a pplied t o a  m ultiple d ie-to-wafer b onding a nd a  s ingle-die 
bonding. A S uss M icroTec E LAN CB6L wafer bon der was u sed f or bon ding e xperiments. 
Commercial DVS-BCB solutions are limited in available spin-coated layer thicknesses down 
to 1μm (for Cyclotene® 3022-35 f rom D ow Chemical) [ 22]. S ince th is work d eals with 
bonding l ayer t hicknesses t hat ar e an  o rder o f m agnitude s maller, mesitylene i s ad ded t o 
Cyclotene 3022-35 to reduce the spin-coated layer thickness substantially. 
The processing procedure is schematically illustrated in Fig. 1. The bonding process starts 
with the cleaning of the SOI substrate and the III-V dies. The SOI cleaning is performed by 
immersing the substrate for 15 minutes into a S tandard Clean 1 (SC-1) solution, comprising 
aqueous ammonia (NH4OH), hydrogen peroxide (H2O2) and deionized (DI) water in volume 
ratios o f 1 :1:5, r espectively, which is  heated to  70 °C. After th is, the DVS-BCB:mesitylene 
solution is spin-coated onto the SOI substrate. The SOI substrate is then baked for 10 min at 
150 °C, to let mesitylene evaporate, after which the substrate is slowly cooled down to room 
temperature. F inally, the SOI is mounted on a carrier wafer made of Pyrex glass (1200 um 
thick, 100 mm diameter). Meanwhile, prior to bonding, an InP/InGaAs sacrificial layer pair on 
the III-V wafer/die is removed by selective wet etching using HCl:H2O and H2SO4:H2O2:H2O 
solutions, in volume ratios of  4:1 and 1:1:18 respectively. This p rocedure removes particles 
and contaminants from the III-V die surface. The III-V die is then rinsed with DI water, dried 
and mounted on the SOI die. Since, in the presented method, the dies are contacted at room 
temperature, individual dies can easily be pick-and-placed onto the silicon target wafer. They 
can be aligned manually with an accuracy of 500µm without any extra tools or can be placed 
more accurately using a flip-chip machine. After that, the SOI substrate on its carrier wafer is 
mounted on  t he t ransport f ixture a nd i s l oaded i nto t he pr ocessing c hamber of  t he w afer 
bonding tool. The chamber is pumped-down (target pressure 10−3 mbar) and heated to 150°C 
with a  ramp o f 15 ° C/min for 10 m in, while applying pressure on the I II-V/SOI stack. The 
actual bonding pressure (the applied force per area of the III-V die) is kept in the range of 200 
to 400 k Pa. After keeping the pressure on the dies for 10 min at 150 ° C, the temperature is 
increased up to 280 °C, with a ramp of 1.5 °C/min. Upon reaching 280 °C, the dies are kept at 
this temperature for 60 min in a nitrogen atmosphere. After the curing, the bonded samples are 
cooled down (at 6-10 °C/min) and unloaded from the processing chamber. The InP substrate 
of the III-V die is then removed by a selective wet etching using HCl, leaving a thin III-V film 
with the functional layers bonded to the SOI die, ready for further processing. An alternative 
method has been reported ear lier b y o ur group [8], in which adhesive d ie-to-wafer bonding 
was demonstrated in a commercial wafer bonder. In this method spacers are used to keep the 
die and substrate separate prior to loading the stack in the bonding tool. In this new method no 
carrier is r equired t o load th e top w afer/die in to th e machine a nd no va cuum o r heating is 
required prior to contacting the wafers in the bonding chamber. This makes the process more  
 
Fig. 1. Developed bonding process, referred to as “cold bonding”. 
straightforward. Moreover, with the previous recipe, it was not possible to  perform multiple 
die-to-wafer bon ding f or di es with di fferent t hickness. U sing t his new method, we 
demonstrate that multiple-die bonding with different die thickness is feasible. 
3. Bonding experiments 
Several bonding experiments were performed to evaluate the bonding quality and the DVS-
BCB thickness uniformity after wafer bonding. The experimental results are discussed in the 
following sections. Wafer-to-wafer, die-to-wafer and multiple die-to-wafer bonding are 
reported. 
3.1. Wafer-to-wafer bonding 
The bonding q uality was first a ssessed b y bonding 2  i nch InP wafers to 4  inch P yrex glass 
wafers ( with a  t hermal e xpansion c oefficient s imilar to  th at o f silicon). I n t his way, th e 
bonding interface can be inspected through the Pyrex substrate using a standard microscope 
with a polarization filter. The InP wafer was etched away after bonding using a selective wet 
etching s olution ( HCl) t o measure t he t hickness a nd uniformity o f the D VS-BCB bon ding 
layer. The results of 5 wafer bonding experiments are summarized in Table 1, showing a good 
uniformity over the wafer (the bonding layer thickness was measured in 18 points all over the 
wafer a rea u sing a  pr ofilometer) a nd a  g ood r eproducibility of  t he n ominal bon ding l ayer 
thickness, even when there is a variation in applied pressure. A DVS-BCB:mesitylene dilution 
of 1:8 (v/v) was used in the experiment; spin coated at 3000 rpm, this results in a 35 nm DVS-
BCB bonding layer thickness. Even with such thin bonding layers, the bonded area is above 
99%. The non-bonded parts are due to the presence of particles at the bonding interface. This 
is related to the fact that bulk InP wafers were used without a sacrificial InP/InGaAs layer pair 
to remove particle contamination from the surface. 
Table 1. Statistical data of measured DVS-BCB thickness for five different full wafers 
bonded on a Pyrex glass wafera 
Sample 
t_min 
(nm) 
t_max 
(nm) 
t_avg 
(nm) STD 
NU 
(%) 
Bonded  
area (%) 
Pressure 
(KPa) 
1 31 39 35.3 1.92 11 99.5 350 
2 31 39 36.3 2.2 11 99.5 350 
3 33 45 36.5 2.95 16 99 350 
4 31 39 35 2.82 11.4 100 370 
5 31 41 35.2 2.43 14.2 99 370 
aSTD: standard deviation, NU: non-uniformity. 
Additional bon ding e xperiments were c arried ou t, t ransferring a  300 nm  t hick I nP 
membrane to a Pyrex handle wafer, to a silicon wafer with a 1.5 μm-thick layer of SiOx on top 
and to a silicon-on-insulator wafer with a 220 nm high silicon pattern. For this we used InP-
substrates with a 300 nm InP layer grown onto a 300 nm InGaAs etch stop layer, provided by 
III-V l ab, F rance. The r esulting I nP membrane a fter t ransfer can  b e u sed as  an  o ptical 
waveguide l ayer for ul tra-compact I II-V membrane p hotonic i ntegrated c ircuits [ 23,24]. A 
nice and uniform 2 inch diameter film appeared after removing the substrate (Figs. 2(a)-2(c)). 
To measure the DVS-BCB thickness and uniformity, 4 cross-sections were made through the 
bonded stack 2 cm away from each other, using a focused ion beam (FIB) tool, and inspected 
using s canning el ectron microscopy ( SEM). A  u niform DVS -BCB th ickness for d ifferent 
points di stributed ov er t he bon ded s urface i s obt ained, with a n a verage bon ding l ayer 
thickness of 29 nm, varying by ±3 nm over the cross-sections. 
 Fig. 2 . A  f ull wafer 3 00 nm InP membrane b onded o n a  P yrex g lass wafer ( a), a  1 00 m m 
silicon wafer (b) and a patterned SOI wafer (c) after substrate removal. 
Table 2. Statistical data of measured DVS-BCB thickness for five different quarter wafers 
bonded on a Pyrex glass wafera 
Sample 
t_min 
(nm) 
t_max 
(nm) 
t_avg 
(nm) STD 
NU 
(%) 
Bonded  
area (%) 
Pressure 
(KPa) 
1 41.7 49.9 47 3.8 14 99 300 
2 45 50.7 48 3.9 13 99 300 
3 43 54.1 47 2.6 10 100 300 
4 45 51.2 46 3.1 11 99.5 300 
5 45 47.7 43 2.3 8 100 300 
aSTD: standard deviation, NU: non-uniformity. 
For cost-effective utilization of the expensive I II-V semiconductor material, often a  full-
wafer b onding i s not t he preferred approach. Therefore, i n t he s ubsequent sections we will 
elaborate o n q uarter-wafer bon ding, multiple di e-to-wafer bonding a nd single di e-to-wafer 
bonding. We will s tart o ff with the r esults o btained on Pyrex glass wafers, a fter which the 
application of the developed process to bond onto patterned and planarized SOI waveguide 
circuit wafers is demonstrated. 
3.2. Quarter-to-wafer bonding 
To show the reliability of the presented method even for a quarter wafer bonding, 5 bonding 
experiments were performed by bonding a quarter of an InP wafer to a Pyrex glass wafer. A 
similar a nalysis o f t he b onding q uality a nd t hickness u niformity was pe rformed, which i s 
summarized in Table 2. These results illustrate that the uniformity and reproducibility of the 
process is similar to that of the full wafer bonding. The bonding interface is shown in Fig. 
3(a), showing a large bonded surface yield. The interference fringes at the rounded edge of the 
quarter wafer are due to the tapering of the InP wafer near its edges. 
While th e b onding r ecipe was o riginally d eveloped f or u ltra-thin D VS-BCB bon ding 
layers, so me applications r equire t hicker bon ding l ayers, i.e. s everal hun dreds of   nm t o 
micrometers thick. In this case, after choosing the right DVS-BCB dilution, the same method 
was applied for bonding. To achieve a good bonding uniformity, the DVS-BCB was partially 
cured a t 180° C pr ior t o b onding ( instead of  a t 150° C). F igures 3( b) a nd 3( c) show t wo 
bonding interfaces with partial curing a t 150°C and 180°C for 15 minutes respectively. The 
DVS-BCB thickness in the first bonding has an average thickness of 130 nm and a variation 
of a round 70 nm , while the second pair has average thickness of  113 n m and variation less 
than 10 nm, clearly i llustrating the need to partially cure at  higher temperatures for uniform 
bonding l ayer thicknesses. T he same p rocedure was applied on t wo o ther quarters with less 
diluted D VS-BCB t o a chieve a  bon ding l ayer t hickness a round 1000 nm . T he r esults, 
illustrated in Figs. 3(d)-3(e) show an average thickness around 1050 nm and variation around 
250 nm for the first pair and an average thickness of 1050 nm and around 30 nm variation for 
the second pair. In this case, a 180°C soft-bake was applied for 15 min and 30 min for both  
 Fig. 3. (a) A quarter InP wafer bonded on a Pyrex glass wafer using a 50 nm thick DVS-BCB 
bonding layer thickness; (b) A quarter InP wafer DVS-BCB bonded on Pyrex glass using a 130 
nm thick DVS-BCB bonding layer using partial precuring at 150°C for 15 minutes; The color 
fringes result from DVS-BCB thickness variations. c) A quarter InP wafer DVS-BCB bonded 
on P yrex g lass u sing a  130 nm thick DVS-BCB bonding l ayer b y p artially c uring a t 180°C, 
showing n o color f ringes, r esulting i n a uniform b onding l ayer t hickness. ( d) A  q uarter InP 
wafer bonded on a Pyrex glass wafer DVS-BCB bonded on Pyrex glass using a 1050 nm DVS-
BCB bonding layer thickness. The color fringes result from DVS-BCB thickness variations by 
partial precuring at 180°C for 15 min. e) A quarter InP wafer bonded with partially cured DVS-
BCB @ 180°C f or 3 0min, w ithout t he c olor f ringes, r esulting i n a  u niform b onding l ayer 
thickness. 
samples r espectively. T his illustrates a gain t hat a well-adapted pr e-curing t ime and 
temperature is required to obtain a uniform bonding interface. 
While t he bon ding pr ocess was de veloped on P yrex glass wafers f or e ase of  bon ding 
interface assessment, I II-V epitaxial layer transfer in a  photonic integrated c ircuit context is  
mostly geared t owards t he i ntegration of the III-V material o n a S OI waveguide circuit, as 
discussed in  t he i ntroduction, f or th e r ealization o f hybrid I II-V/silicon p hotonic i ntegrated 
circuits. F or th is, t he I II-V e pitaxial la yer s tack needs to  b e tr ansferred to  th e s ilicon 
waveguide circuit. 
Given th e r elatively high to pography ( 400 n m) o f th e s ilicon waveguide c ircuit, th e 
waveguide trenches were filled with oxide, in order to obtain a p lanarized waveguide circuit, 
to which the III-V layer can be transferred. The DVS-BCB was spin-coated on the III-V side, 
to avoid the presence of DVS-BCB on the parts of the SOI wafer not covered with III-V. The 
quasi-planar SOI waveguide circuits were fabricated in a CMOS pilot line in CEA-LETI on 8 
inch wafers [ 7]. T he o riginal S OI wafer had 1 00-150 nm  pl anarized S iOx on top of  t he 
waveguides. H owever, to a chieve a n ultra-thin s eparation be tween t he I II-V l ayer a nd t he 
silicon waveguide, needed for most III-V/SOI laser structures, the SiOx was etched back using  
 Fig. 4 . E pitaxial q uarter III-V wafer b onded o n quasi-planarized S OI: (a ) b efore s ubstrate 
removal; (b) after substrate removal; (c) SEM image of the bonding interface. 
a HF-based wet etching process on a d ie-scale. The results are shown in Fig. 4, showing a 
well transferred epitaxial layer stack, with bonding layer thicknesses, uniformity and surface 
yield comparable to those achieved on a P yrex wafer. Again, the tapering of the InP wafers 
near the edge of the wafer compromises the bonding quality there, which cannot be avoided. 
 Fig. 5. (a-b) two epitaxial 0.3 cm2 III-V dies bonded on a planarized SOI die before and after 
the s ubstrate r emoval p rocess; ( c-d) four epitaxial 0 .3cm2 III-V d ies bonded on a  p lanarized 
SOI d ie b efore a nd a fter t he s ubstrate r emoval p rocess; ( e) S EM i mage o f t he b onding 
interface; (f) 6  InP-membranes (with an individual d ie area of 0 .2 cm2) bonded on a  50 mm 
silicon wafer; (g) cross-section of the bonding interface; (h) 1.3 mm by 4 mm die transferred to 
a planarized SOI substrate before and after substrate removal. 
3.3. Multiple die-to-wafer bonding 
Commercial silicon and CMOS production is carried out on wafer diameters of 200 mm and 
above, while I II-V s ubstrates u sed in  p hotonics a pplications h ave t ypical d iameters o f less 
than 100 mm, indicating that wafer-to-wafer bonding will often not be the preferred approach. 
Moreover, bonding of large III-V areas would result in a waste of material in chip areas were 
the transferred material is not needed. Therefore, a co st-effective approach in heterogeneous 
integration requires III-V material to be bonded in small areas of the SOI photonic wafer. We 
focus on a multiple die-to-wafer bonding process where III-V dies would be bonded to a SOI 
die o r a f ull S OI wafer. Since t he p resented method u ses co ntacting o f t he d ies at  r oom 
temperature, i ndividual dies can eas ily be p ick-and-placed onto a s ilicon target wafer. They 
can be aligned with an accuracy of 500μm without any extra tools or can be placed more 
accurately using a flip-chip machine. 
In order to demonstrate multiple die-to-wafer bonding, 0.3 cm2 III-V dies were transferred 
to a q uasi-planarized SOI die (fabricated by CEA-LETI), using the ultra-thin bonding recipe. 
The results are shown in Figs. 5(a)-5(d). Results show a two-die and four-die bonding with a 
bonding layer thickness less than 50 nm. The III-V dies in this case were still relatively large 
(0.5 cm2). In order to demonstrate the true potential of die-to-wafer bonding, dies of 1.3 mm 
by 4  mm were transferred (which i s a t ypical I II-V die space one would need to make a  32 
channel laser array), using the ul tra-thin bonding recipe. This is shown in Figs. 5 (e)-5(f). A 
cross-section of th e bonding interface ill ustrating th e u ltra-thin b onding l ayer t hickness i s 
shown in Fig. 5 (g). Figure 5(h) shows s ix I II-V dies bonded to a 50 m m silicon wafer wi th 
1.5μm-thick la yer of S iOx on t op. The InP f ilms were afterwards et ched away using a wet 
etching solution to measure the thickness and uniformity of the DVS-BCB bonding layer. A 
DVS-BCB: mesitylene dilution of 1:8 (v/v) was used in the experiment, spin coated at 2500 
rpm, resulting in an average bonding layer thickness of 50 nm, varying by ±5 nm over all six 
dies. This shows the good uniformity over the whole bonding area and a high reproducibility 
of the nominal bonding layer thickness from die to die. 
 
Fig. 6. Four-die bonding on planarized SOI with different substrate thickness, using a graphite 
foil to compensate for die-thickness variations: (a) schematic; (b) before substrate removal; (c) 
after substrate removal. 
While in the previous experiments nominally identical III-V dies were used, in particular 
situations there is a need for bonding different types of III-V dies on a single SOI die or wafer 
(e.g. a die containing laser epitaxy and a die containing photodetector epitaxy). This typically 
results in dies of different height and size to be bonded, which is difficult to achieve using the 
classical b onding r ecipe. H ere we show t hat b y ap plying t he new b onding r ecipe, i n 
combination with a  gr aphite f oil b etween t he d ies a nd t he b onding he ad, f our-die bon ding 
using two different epitaxial layer stacks (with about 50 μm difference in substrate thickness) 
can b e ach ieved. T he g raphite f oil i s used t o co mpensate f or t hese t hickness variations i n 
order to distribute the pressure evenly over all dies during the bonding, as is illustrated in Fig. 
6. R ecently, heterogeneously i ntegrated I II-V/silicon la sers a nd p hotodetectors, u sing th is 
'cold bonding' method have been demonstrated [7,19–21]. The results illustrate the robustness 
and s olid bon ding strength during t he I II-V opt o-electronic co mponent fabrication a nd we 
believe it can provide a promising alternative to a direct bonding technique for the fabrication 
of integrated photonic components. 
3.4. Characterization of the bonded film 
Beside the characterization of the bonding quality, the quality of the transferred epitaxial film 
also needs to be assessed. This is performed in this work by evaluating the photoluminescence 
and X-ray di ffraction rocking curves of  the epitaxial film before and after the bonding. For 
this s tudy, a  q uasi-planarized S OI di e with 400 nm  silicon h eight was used a nd a  III–V 
epitaxial wafer consisting of an InGaAsP-based MQW laser structure was grown on a s emi-
insulating InP substrate by metallorganic vapor phase epitaxy (MOVPE). 
 
Fig. 7 . ( a) X -ray d iffraction ro cking c urves (b oth c urves a re o ffset f or c larity) a nd (b ) 
photoluminescence s pectra o f t he InP/InGaAsP epitaxial l ayer s tack o n its o riginal g rowth 
substrate ( red) a nd a fter t ransfer t o a n S OI waveguide c ircuit ( blue) u sing t he c old b onding 
method. 
The structure consists of a 200 nm n-type InP layer, a 6 quantum well In0.81Ga0.19As0.24P0.76 
(8 nm) active region with In0.76Ga0.24As0.53P0.47 (10 nm) barriers, sandwiched in between two 
100 nm thick In0.76Ga0.24As0.53P0.47 separate confinement heterostructure layers followed by a 
1.5 μm thick p-type InP layer and a 100nm thick In0.76Ga0.24As0.53P0.47 etch stop layer. Figure 
7(a) shows the direct comparison of the measured rocking curves at the center of the as-grown 
and the bonded epitaxial layer s tack. All MQW satellites can be p robed at nearly i dentical 
positions with no peak broadening, indicating well-preserved crystalline structural integrity. 
Photoluminescence ( PL) ch aracteristics o f t he as -grown a nd t ransferred ep itaxial la yers 
were also compared as a measure for epitaxial layer quality. Measurements were performed at 
300 K using a 980 nm , 0.5 mW pump source and each sample was measured three t imes at 
different spots, both for the bonded sample (after InP substrate removal) and for the reference 
as-grown sample. Figure 7(b) shows the photoluminescence spectra for both cases. Compared 
to th e a s-grown ep ilayer, t he well-preserved ph otoluminescence i ntensity, pe ak e mission 
wavelength and full width at half maximum (52 nm after bonding and 48 nm before bonding) 
indicates t hat t he b onding p rocess d oes n ot d eteriorate t he o ptical p erformance o f t he 
transferred epitaxial layer stack. The different peak intensities in PL measurements is due to 
the d ifferent substrate for th e b onded a nd non-bonded s amples. B onding s trength 
measurements h ave n ot b een p erformed i n t his work; however, i n ear lier work i t has b een 
reported [ 8], i n which shear s tress t ests were p erformed o n b onded s amples. T hese 
measurements indicate that there is no significant impact o f the DVS-BCB thickness on the 
maximum shear stress values, which a re a round 2 M Pa, which s uggests a  hi gh bondi ng 
strength. 
4. Conclusions 
In t his p aper a  ne w method f or t he i ntegration o f I nP-based s emiconductor e pitaxy onto 
silicon s ubstrates a nd s ilicon p hotonic i ntegrated c ircuits is p resented. T he “cold bon ding” 
method significantly simplifies the preparation process for machine-based bonding in a wafer-
to-wafer, die-to-wafer a nd multiple die-to-wafer a dhesive bonding procedure. The 
demonstrated D VS-BCB b onding layer thickness i s very uniform a nd ultra-thin DVS -BCB 
bonding l ayers ( <50 nm ) c an be  a chieved. Additionally, we de veloped t he pr ocess f or 
simultaneous b onding o f multiple I II-V d ies with d ifferent t hicknesses, suitable f or th e 
heterogeneous i ntegration o f different t ypes o f I II-V components on a  SOI photonic c ircuit. 
While this process was originally developed for InP-based compounds, the bonding of other 
III-V semiconductors and other epitaxial materials in general can be envisioned. 
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